# This Page is Inserted by IFW Indexing and Scanning Operations and is not part of the Official Record

## BEST AVAILABLE IMAGES

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images include but are not limited to the items checked:

BLACK BORDERS

IMAGE CUT OFF AT TOP, BOTTOM OR SIDES

FADED TEXT OR DRAWING

BLURRED OR ILLEGIBLE TEXT OR DRAWING

SKEWED/SLANTED IMAGES

COLOR OR BLACK AND WHITE PHOTOGRAPHS

GRAY SCALE DOCUMENTS

LINES OR MARKS ON ORIGINAL DOCUMENT

REFERENCE(S) OR EXHIBIT(S) SUBMITTED ARE POOR QUALITY

# IMAGES ARE BEST AVAILABLE COPY.

OTHER:

As rescanning these documents will not correct the image problems checked, please do not report these problems to the IFW Image Problem Mailbox.



# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uisplo.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.		
09/879,197 06/13/2001		Michio Komoda	027260-468	4052		
7590 09/09/2004			EXAMINER			
Platon N. Mandros BURNS, DOANE, SWECKER & MATHIS, L.L.P.			FERRIS III	FERRIS III, FRED O		
P.O. Box 1404			ART UNIT	PAPER NUMBER		
Alexandria, VA 22313-1404			2128			

DATE MAILED: 09/09/2004

Please find below and/or attached an Office communication concerning this application or proceeding.

		Applica	ation No.	Applicant(s)	Q			
Office Action Summary		09/879	,197	KOMODA ET AL.	O			
		Examir	ner	Art Unit				
		Fred F		2128				
Period fo	The MAILING DATE of this commun or Reply	nication appears on	the cover sheet v	with the correspondence address				
THE - Exte after - If the - If NO - Faill Any	ORTENED STATUTORY PERIOD F MAILING DATE OF THIS COMMUN nsions of time may be available under the provisions SIX (6) MONTHS from the mailing date of this comic period for reply specified above is less than thirty (6) period for reply is specified above, the maximum so ure to reply within the set or extended period for reply reply received by the Office later than three months ed patent term adjustment. See 37 CFR 1.704(b).	ICATION. s of 37 CFR 1.136(a). In no munication. 30) days, a reply within the statutory period will apply and y will, by statute, cause the status.	event, however, may a statutory minimum of th d will expire SIX (6) MC application to become	a reply be timely filed hirty (30) days will be considered timely. ONTHS from the mailing date of this communic ABANDONED (35 U.S.C.§ 133).	ation.			
Status								
1)	Responsive to communication(s) fil	ed on <u>13 June 2001</u>	<u>1</u> .					
2a)□	☐ This action is <b>FINAL</b> . 2b) ☐ This action is non-final.							
3)□	Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under <i>Ex parte Quayle</i> , 1935 C.D. 11, 453 O.G. 213.							
Disposit	ion of Claims							
5)□ 6)⊠ 7)□	Claim(s) 1-5 is/are pending in the a 4a) Of the above claim(s) is/a Claim(s) is/are allowed. Claim(s) 1-5 is/are rejected. Claim(s) is/are objected to. Claim(s) are subject to restri	are withdrawn from						
Applicat	ion Papers							
10)⊠	The specification is objected to by the The drawing(s) filed on <u>13 June 200</u> Applicant may not request that any objected that any objected that on the oath or declaration is objected to	<u>of</u> is/are: a)⊠ acce ection to the drawing(s g the correction is req	s) be held in abey uired if the drawir	ance. See 37 CFR 1.85(a). ng(s) is objected to. See 37 CFR 1.12				
Priority (	under 35 U.S.C. § 119							
12)⊠ a)	Acknowledgment is made of a claim  All b) Some * c) None of:  1. Certified copies of the priority  2. Certified copies of the priority	or documents have be or documents have be of the priority docu onal Bureau (PCT F	neen received. neen received in nments have bee Rule 17.2(a)).	Application No en received in this National Stage	<b>;</b>			
2) Notice 3) Information	nt(s)  ce of References Cited (PTO-892)  ce of Draftsperson's Patent Drawing Review ( mation Disclosure Statement(s) (PTO-1449 of Pro-1449)  or No(s)/Mail Date 9/17/01.		Paper N	/ Summary (PTO-413) b(s)/Mail Date f Informal Patent Application (PTO-152) 				

#### **DETAILED ACTION**

1. Claims 1-5 have been presented for examination based on applicant's disclosure filed on 13 June 2001. Claims 1-5 have been rejected by the examiner.

#### **Priority**

2. Applicant's claim for priority based Japanese application 2000-314251 filed on 13
October 2000 is acknowledged. Receipt is acknowledged of the priority papers
submitted under 35 U.S.C. 119(a)-(d), which have been placed of record in the file.

#### **Drawings**

3. Drawings submitted on 13 June 2001 have been reviewed and are approved by the examiner.

#### Claim Objections

4. Claim 1 is objected to because of the following informalities: The phrase on page 25, line 10 contains a typographical error and reads, "a <u>fist</u> region" but should read "a <u>first</u> region" as disclosed throughout applicant's specification. Appropriate correction is required.

## Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

Art Unit: 2128

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

The factual inquiries set forth in *Graham* v. *John Deere Co.*, 383 U.S. 1, 148 USPQ 459 (1966), that are applied for establishing a background for determining obviousness under 35 U.S.C. 103(a) are summarized as follows:

- 1. Determining the scope and contents of the prior art.
- 2. Ascertaining the differences between the prior art and the claims at issue.
- 3. Resolving the level of ordinary skill in the pertinent art.
- 4. Considering objective evidence present in the application indicating obviousness or nonobviousness.
- 5. Claims 1-3 and 5 are rejected under 35 U.S.C. 103(a) as being unpatentable over "CMOS Gate Delay Models for General RLC Loading", R. Arunachalam et al, Proceedings International Conference on Computer Design, ICCD 97', IEEE 1997, in view of "A Comprehensive Submicrometer MOST Delay Model and its Application to CMOS Buffers", P. Cocchini et al, IEEE Journal of Solid-State Circuits, Vol. 32, No. 8, August 1997.

Independent claim 1 is drawn to the following elements.

Delay time estimation for logic circuit by:

Modeling MOS transistor by resistive element having

Fixed resistance

Time varying power source voltage

Segmenting modeled MOS transistor characteristic into regions

First region where current increases as gate potential varies

Second (saturation) region where current decreases for constant gate potential

Third (linearity) region where current decreases for constant gate potential

Regarding independent claim 1: Arunachalam discloses a model for delay time estimation of a logic circuit in terms of a time varying voltage source in series with a

Art Unit: 2128

<u>constant (fixed) resistance</u> (Abstract, page 224, column 2, lines 6&7). Arunachalam teaches the elements of the claimed limitations of the present invention (claim 1) as follows:

<u>Delay time estimation for logic circuit</u>: Arunachalam discloses a model for delay time estimation of a logic circuit. (Pages 226-229, Section 3.3)

<u>Modeling MOS transistor by resistive element</u>: Arunachalam teaches a model for a logic circuit (gate level) that includes a resistive element (fixed resistance). (Abstract, Sections 2&3, pages 226-229, Section 3.3, Figs. 1-5), (See below: <u>Cocchini</u> teaches a <u>transistor level</u> model)

<u>Fixed resistance</u>: Arunachalam teaches a model for delay time estimation in a logic circuit that includes a <u>fixed (constant) resistance</u>. (Abstract, page 225, column 1, lines 10&11, page 225, Section 3.0, page 226, Section 3.1, page 224, column 2, lines 6&7, Section 4, Figs. 4-10)

<u>Time varying power source voltage</u>: Arunachalam teaches a model for delay time estimation in a logic circuit that includes a <u>time varying voltage source</u> model. (Abstract, page 225, column 1, lines 10&11, page 226, Section 3.2, page 224, column 2, lines 6&7, Section 4, Figs. 4-10)

Arunachalam does not explicitly teach <u>segmenting a transistor model into regions</u> of device operation.

Cocchini discloses a <u>transistor level model</u> for delay time estimation of a logic circuit that includes segmenting the <u>transistor model</u> into <u>regions</u> of <u>device operation</u>

Art Unit: 2128

including off, saturation, and linearity regions. Cocchini teaches the elements of the claimed limitations of the present invention (claim 1) as follows:

Segmenting modeled MOS transistor characteristic into regions: Cocchini discloses segmenting the transistor model into regions of device operation. (Figure 2, pages 1255-1257, Section III: MOST Delay Model) Cocchini actually teaches beyond the requirements of the claimed limitations of the present invention in that there are five regions but includes the claimed elements of the first, second and third region as a subset. (See below)

First region where current increases as gate potential varies: Cocchini discloses a region where current is increasing as the gate potential varies. For example, in Region 0 of Cocchini, the current is increasing (charging) as the input voltage (and hence the output voltage (Vo)) increases (i.e. varies). (See: page 1255, column 1, paragraph 4, Section III MOST Delay Model, Equation 7)

Second (saturation) region where current decreases for constant gate potential:

Regions 1 and 2 of Cocchini disclose saturation regions of the transistor model. In

Region 2, for example, Cocchini discloses a <u>saturation region</u> where the charge is now decreasing (negligible) and Vi is now equal to Vdd (i.e. constant). (See: page 1256, column 1, last paragraph (Section C. Region 2))

Third (linearity) region where current decreases for constant gate potential:

Regions 3 and 4 of Cocchini disclose linearity regions of the transistor model. In Region

4, for example, Cocchini discloses a <u>linearity region</u> where the charge is now

decreasing (negligible) and input voltage is constant and equal to Vdd. (See: page 1257, column 1, 2nd paragraph (Section E. Region 4))

It would have been obvious to one having ordinary skill in the art at the time the claimed invention was made to modify the teachings of Arunachalam relating to a modeling delay time of a logic circuit in terms of a time varying voltage source in series with a constant (fixed) resistance, with the teachings of Cocchini relating to a transistor level model for delay time estimation of a logic circuit that includes segmenting the transistor model into regions of device operation, to realize the claimed invention. An obvious motivation exists since this area of technology is highly competitive with many types of delay time estimation techniques available in the market place (see Dagenais Abstract, for example) and large amounts of money being spent in product development and improvement to solve problems arising from modeling logic circuit delays for increased signal speeds. (See: Cocchini and Arunachalam, Introductions) Accordingly, a skilled artisan would have made an effort to become aware of what capabilities had already been developed in the market place and, hence, would have been motivated to modify the teachings of Arunachalam with the teachings of Cocchini in order to reduce development time and cost.

#### Dependent claim 2 is further drawn to:

A circuit of a plurality of logic circuits including MOS transistors by;
Segmenting logic circuit last-stage MOS transistor characteristic into
First region where current increases as gate potential varies
Second (saturation) region where current decreases for constant gate potential
Third (linearity) region where current decreases for constant gate potential

Art Unit: 2128

Regarding dependent claim 2: Dependent claim 2 merely requires that the elements of claim 1 relating to segmenting the logic circuit into regions be applied to a plurality of logic circuits comprised of MOS transistors to a final stage logic element. Arunachalam teaches delay time estimation modeling of gate and cell level (multiple logic circuits) logic circuits (i.e. a plurality or logic circuits (all stages)) as noted above. Cocchini discloses a transistor level model (MOS transistors) for delay time estimation of a logic circuit that includes segmenting the transistor model into regions of device operation (saturation, linearity, etc.) as noted above. Accordingly, these limitations are rendered obvious in view of the reasoning and prior art as previously cited above.

#### Dependent claim 3 is further drawn to:

(E) Powers source voltage = Rs (resistance model of power source) x (i) charge current of load model (t) + (v) charge voltage of load model (t).

Regarding dependent claim 3: The equation of claim 3 requires that the voltage (E) of the power source be equal to the resistance model (Rs) times the charge current (i) plus the charge voltage (v) of the load model for time ( $\Delta t_{1,2}$ ) required to reach the power source voltage (boundary). (i.e. a time based representation of the fixed resistive element and power source voltage) Arunachalam teaches the resulting gate effects of a time-varying voltage source and a fixed resistive element for a wide range of effective capacitive load values represented as time duration slope ramps (curves) of gate voltage. (See Arunachalam pages 226-229, Section 3.1-4.0, Figs. 4-10, page 227, especially paragraphs 2-6) The examiner further notes that both the source and load models have been disclosed by applicants to be known prior art. (See: specification page 3, lines 6-27)

Art Unit: 2128

Dependent claim 5 is further drawn to:

Computer code program medium of claim 1 limitations

Regarding dependent claim 5: Dependent claim 5 merely claims the computer program medium for the program code to perform the method claimed in independent claim 1 and is therefor rejected using the same reasoning as cited above.

6. Claim 4 is rejected under 35 U.S.C. 103(a) as being unpatentable over "CMOS Gate Delay Models for General RLC Loading", R. Arunachalam et al, Proceedings International Conference on Computer Design, ICCD 97', IEEE 1997, in view of "A Comprehensive Submicrometer MOST Delay Model and its Application to CMOS Buffers", P. Cocchini et al, IEEE Journal of Solid-State Circuits, Vol. 32, No. 8, August 1997, and in further view of U.S. Patent 6,629,299 issued to Iwanishi.

Dependent claim 4 is further drawn to:

A delay library specifying model lines of lds-Vds characteristic at given potential and slew rate for fixed delay

Arunachalam teaches the elements of independent claim 1 relating to a modeling delay time of a logic circuit in terms of a <u>time varying voltage source</u> in series with <u>a constant (fixed) resistance</u> as cited above. Cocchini teaches the elements of independent claim 1 relating to a <u>transistor level model</u> for delay time estimation of a logic circuit that includes <u>segmenting the transistor model</u> into <u>regions of device</u> <u>operation</u> as also cited above.

Arunachalam further does not explicitly teach a <u>delay library</u> for specifying delay parameters and model lines of characteristics (slew rates).

Regarding dependent claim 4: Iwanishi teaches the use of a delay library (CL2-L17-33, Figs. 1, 8) for storing and specifying parameters (CL3-L7-15, Figs. 1, 8) relating to the slew rates (Abstract, CL3-L7-15, Figs. 2-4) of signal waveforms (CL3-L16-31) of cell delay based on time intervals (CL3-L16-31) and load capacitance (Abstract, Summary, Figs. 1, 4, 8, 11, 12). Hence, a skilled artisan would have been motivated for the reasons previously cited above, to further modify the teachings of Arunachalam with the teachings Iwanishi to include the Ids-Vds characteristics in a delay library. The examiner further notes that the use of a "library" for storing CAD based parameters relating to circuit design is very well known in the art. Library features for storing circuit design parameters are included with any popular commercially available CAD design programs such as SPICE, ProEngineer, and AutoCAD.

#### Conclusion

- 7. The prior art made of record and not relied upon is considered pertinent to applicant's disclosure, careful consideration should be given prior to applicant's response to this Office Action.
- U.S. Patent 6,066,177 issued to Iwanishi teaches time delay estimation in logic circuits and a delay library.
- U.S. Patent 6,606,587 issued to Nassif et al teaches time delay estimation in logic circuits.
- U.S. Patent 6,099,576 issued to Jiang teaches time delay estimation in logic circuits. "Efficent Gate Delay Modeling for Large Interconnect Loads", A.B. Kahng et al, IEEE 0-8186-7286-2/96, IEEE 1996 teaches time delay estimation in logic circuits.

Art Unit: 2128

Page 10

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Fred Ferris whose telephone number is 703-305-9670 and whose normal working hours are 8:30am to 5:00pm Monday to Friday. Any inquiry of a general nature relating to the status of this application should be directed to the group receptionist whose telephone number is 703-305-3900.

The Official Fax Numbers are:

Official

(703) 872-9306

Fred Fortis. Patent Examiner
Simulation and Emulation, Art Unit 2128
U.S. Patent and Trademark Office
Crystal Park 2, Room 5D53
Crystal City, Virginia 22202
Phone: (703) 305 - 9670

FAX: (703) 305 - 7240 Fred.Ferris@uspto.gov

September 1, 2004

Jel Juss